

## REMARKS

**Figure 8C** was included with filing of the Patent Application, as indicated in the specification. However, the figure corresponding to **Figure 8C** was originally mislabeled as **Figure 8B**. Please find attached the amended figures in which **Figures 8, 8A and 8B**, have been re-labeled as **Figures 8A, 8B and 8C**, consistent with the specification.

No additional fee is believed to be required; however, in the event any additional fees are required, please charge IBM Corporation Deposit Account No.09-0447. No extension of time is believed to be necessary. However, in the event an extension of time is required, that extension of time is hereby requested. Please charge any fee associated with an extension of time to IBM Corporation Deposit Account No.09-0447.

Respectfully submitted,



Matthew W. Baca

*Reg. No. 42,277*

BRACEWELL & PATTERSON, LLP

Suite 350 Lakewood on the Park

7600B N. Capital of Texas Highway

Austin, Texas 78731

(512) 343-6116

ATTORNEY FOR APPLICANT(S)




FIG. 8A (Amended)  
(Prior Art)

entity Fsm: Fsm

850





FIG. 8B (Amended)  
(Prior Art)

entity Fsm IS

PORT (

.... ports for entity Fsm ....

);

ARCHITECTURE Fsm of Fsm IS

BEGIN

.... HDL code for Fsm and rest of the entity. ...

fsm-state(0 to 2) <= ... signal 801 ....

```
853 E  --!! Embedded Fsm : exampleFsm;
859 E  --!! clock          : (fsm_clock);
854 E  --!! state_vector   : (fsm_state(0 to 2));
855 E  --!! states encoding : (s0, s1, s2, s3, s4);
856 E  --!! state_encoding : ('000', '001', '010', '011', '100');
857 E  --!! arcs           : (s0 => s0, s0 => s1, s0 => s2,
                           s1 => s2, s1 => s3, s2 => s2,
                           s2 => s3, s3 => s4, s4 => s0);
858 E  --!! end Fsm;
```

852

86

END;

FIG. 8C (Amended)